





Circuitos Sequenciais – Extra

1. A partir das formas de onda abaixo, esboçar a saída para cada um dos componentes.


a)




b)



2. A partir das formas de onda abaixo, esboçar a saída para cada um dos componentes.



3. A partir do circuito abaixo, apresente os valores das saídas do registrador (Q[2..0] e MAX) ao longo do tempo.



-
- The diagram shows a counter circuit. It starts with an input N . This input is fed into two components: a 2-to-1 multiplexer and an equality comparator ($=$). The output of the equality comparator is fed into the same multiplexer and also into the reset input (RST) of a D flip-flop. The other input of the multiplexer is the output of an adder ($+1$), which takes N as input. The output of the multiplexer, labeled Y , is connected to the Q input of the flip-flop. The flip-flop is clocked by CLK . The output of the flip-flop, labeled Q , is also connected to the equality comparator and is the final output M of the circuit.
- $$M = \lfloor \log_2(N) \rfloor + 1$$

IFSC – CAMPUS SÃO JOSÉ